DESIGN OF A 65 NM CMOS COMPARATOR WITH HYSTERESIS / 65 NM KMOP TECHNOLOGIJOS HISTEREZINIO KOMPARATORIAUS PROJEKTAVIMAS
نویسندگان
چکیده
منابع مشابه
SAR ADC in 65 nm CMOS
This paper presents a Successive Approximation Register Analog-to-Digital Converter (SAR ADC) design for sensor applications. An energy-saving switching technique is proposed to achieve ultra low power consumption. The measured Signal-to-Noise-and-Distortion Ratio (SNDR) of the ADC is 58.4 dB at 2 MS/s with an ultra-low power consumption of only 6.6 μW from a 0.8V supply, resulting in a Figure-...
متن کاملIntegration of NEMS resonators in a 65 nm CMOS technology
In this work we study the feasibility to obtain the smallest CMOS-NEMS resonator using a sub-100 nm CMOS technology. The NEMS resonators are defined in a top-down approach using the available layers of the 65 nm CMOS technology from ST Microelectronics. A combination of dry and wet etching is developed in order to release the NEMS in an in-house post-CMOS process. Two different NEMS resonators ...
متن کاملA 65 - NM CMOS RF Mixer for Different Applications
A down conversion RF mixer is designed with 65nm CMOS technology for a different low power consumption applications. Mixer structure comprises a double-balanced Gilbert-Cell with improving linearity method in the RF stage of circuit; all is at a supply voltage of 1.8V and a power of 2.17 mW. The circuit is simulated for different spectrum applications as: 200 MHz mobile users, 1.9 GHz wireless ...
متن کاملModeling Frequency Response of 65 nm CMOS RF Power Devices
This paper presents a model for the frequency response of 65 nm RF power CMOS devices as a function of device width. We find that the cut-off frequency (fT) and maximum oscillation frequency (fmax) decrease with increasing device width. Small-signal equivalent circuit extractions reveal that the main reason for the degradation in fT and fmax is the presence of non-scalable parasitic resistances...
متن کاملTunable Balun Low-Noise Amplifier in 65 nm CMOS Technology
The presented paper includes the design and implementation of a 65 nm CMOS low-noise amplifier (LNA) based on inductive source degeneration. The amplifier is realized with an active balun enabling a single-ended input which is an important requirement for low-cost system on chip implementations. The LNA has a tunable bandpass characteristic from 4.7 GHz up to 5.6 GHz and a continuously tunable ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Mokslas – Lietuvos ateitis
سال: 2014
ISSN: 2029-2341,2029-2252
DOI: 10.3846/mla.2014.30